In this paper, we describe a novel circuit consisting of N + 1 MOS transistors and a single floating gate which computes n soft maximumof N current inputs and reflects the result in the output transistor. An intuitive description of the operation of the circuit is given. Data from a working two-input version of the circuit is presented and discussed. The circuit features a high output voltage swing and an interesting feedback mechanism which cauees its output impedance to be comparable to that of a normal MOS transistor despite the fact that the output devicc is a floating-gate transistor.
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I. I N T R O D U C T I O N
Analog VI31 signal processing has come to be the subject of much interest and active research in recent times. [l] In part,icular, the current-mode approach in which q u atities of interest are represented as currents and voltages play only an incidental role in the operation of the circuit has become the focus of much attention.
[a] Arnoiig the plethora of nonlinear operations required to prrforin curreiit-mode signal processing, the maximum function stands out, as being particularly useful. A soft-mazimum function is one which follows the largest input aiid changes ovei in a smooth manncr when the magnitude of two or inore inputs becorric comparable. 'The circuit, preseiited in this paper cornputes a soft--maximum of N current inputs and reiiects tlie rrsult in its outpi:t8. 81. H,eccii~ly, n marvelous w i~y of using floating-gate MOS transistors was proposed [9] in which multiple "control gates" ca:pacitively couple into the floating gate, establishing its voltage as a weighted sum of the input voltages via a capacitive divider. The channel of the floating-gste transistor then forms a current which is a nonlinear function of the voltage on the floating gate. In [9] If any particular iiiput current is less than this saturation current, the drain voltage of the corresponding input transistor will begin to fall, at first reducing the saturation current of all of the transistors in t,hr circuit via t>he capacitive coupling to the floatha gate. F:veiituall~. if that, drain is unable t o reduce the saturation ciirrent of tlie N+ 1 transistors enough, that particular input t,ransistor will come out of sat>uratioii until its drain currcnt just, equals the input current. On the other hand, if any particular input current is larger than the saturation current of the transistors in the circuit, the drain voltage o f the corresponding input transistor will rise, at first bringing the input transistor into saturation subsequently increasing the saturation current in all of the transistors until it just equals the input current. Taken together, these considerations imply that the saturation current in the A' + 1 transistors in the circuit will be set by the largest of the input currents with each of the other input transistors being out of saturation. So long as the output transistor remains saturated, the output current will reflect the largest of the input currents.
The above considerations rely only on t,he concepts of saturation and conservation of charge, hence the description is valid at current levels both above and below threshold. A mathematical analysis of the circuit is possible using either the above threshold vMOS model from [3] or the subthreshold model from [lO] . However, no general closedform solutions are available; only self-consistent, approximate solutions have been obtained. The resulting analysis is somewhat unwieldy and does not offer any insight into the operation of the circuit beyond that obt,ained from the qualitative description given above.
There is a trade-off between dynamic range and the number of inputs in this circuit. The lower limit of operation is determined by the saturation current in the N + 1 transistors in the circuit when the drains of all of the input transistors are at ground. This approximation is valid when none of the input currents is large enough to saturate its corresponding input transistor. This current level i i determined by the quantity of charge stored on the floating gate. The upper limit of operation is effrctively determined by the The schematic of a two-input soft-maximum current mirror is depicted in Figure 2 . Data from such a circuit fahricat,ed in a standard 2.0977~ CMOS process (ORBIT) t,lirough the MOSIS service is depicted in Figure 3 . In each case. 1, is heid constant while 11 is swept from below to abo\-e the level o f 12. The circles represent the measured output current. The horizontal solid lines represent the measured value of 12 during each sweep. The diagonal solid line is the measured value of 11 plotted against itself.
As expected, i n each casc the output current remains constant at nearly the level of I2 until 11 exceeds I2 at which point, the output begins to follow 11. Data are shown for input, current levels ranging over more than five orders of in agnit ude. I V . OUTPUT IMPEDANCE A N D VOLTAGE SWING As pointed out in [IO] , in general care must be taken when using vMOS transistors as current sources because of the parasitic capacitance between the gate and drain of any MOS transistor. Since the gate of a vMOS transistor is floating, the drain voltage is able to couple in via this parasitic capacitance and partially deterrnine the voltage on the floating gate. Since the drain current is a sensitive function of the gate voltage, this small coupling can cause the drain voltage to have a large effect on the drain current through the device, result,ing in a relatively low drain resistance. This phenomenon is especially troubling in subthreshold in which case the drain current is an exponential function of the drain voltage. However, the circuit described in this paper has a CIIrious kedback mechanism built into it which completely compensates for t,his parasitic coupling from the drain of the output transistor to the floating gate. Consider what happens in the circuit if the output voltage is increased slightly. The floating gat,e voltage will increase slightly, increasing the saturation current level in all of the N + 1 transistors of the circuit. This, in turn, will cause the drain voltage of the input transistor(s) setting the current level to decrease until the saturation current in all N + 1 transistors is restored to the original current level.
Data from the two-input circuit depicting this phenomenon is shown in Figure 4 . The curve with ' x ' point markers depicts the result of setting the input current level with a current source and measuring the output current as a function of the output voltage as the output voltage is swept from ground to the positive supply rail. The resulting curve looks very much like a standard MOS drain curve. When the output transistor is saturated, the output current is fairly insensitive to the output voltage. For comparison, the drain voltage of the input transistor setting the current level was measured and clamped a t that value with a voltage source thereby disabling the feedback process. The output current was again measured as the output voltage was swept from ground to the positive supply rail. The resulting curve is shown with '0' point markers. Note that without the feedback the current changes by about 300% as the output voltage changes from rail to rail. From these data, it is also clear that the output voltage swing is limited only by the need to maintain the output transistor iri saturation 
V . CONCLUSION
A simple circuit which computes a soft-maximum of N + 1 input currenk has been presented. A qualitative description of the operation of the circuit which is valid a t all current levels has been given. Data from a working twoinput version of the circuit has been shown. The circuit, features a relatively high output impedance and a higli output voltage swing.
VI. ACKNOWLEDGEMEKTS
This material is based upon work supported in part under a. National Science Foundation Graduate Research Fellonship, the OEce of Naval Research, ARPA. and the Becknian Foundation.
